1.Sahay S,Kumar MJ(2019) Junctionless Field-effect transistors:design,modeling and simulation,Wiley,Hoboken.
2.Narendar V,Tripathi S,Naik RBS(2018) A two dimensional(2D) analytical modeling and improved short channel performance of Graded-Channel gate-stack(GCGS) dual-material double-gate(DMDG) MOSFET,Silicon 10(6):2399-2407
3.Nowak EJ,Aller I,Ludwig T,Keunwoo Kim,Joshi RV,Ching-te Chaung,Berstein K,Puri R(2004) Turning silicon on its edge double gate CMOS/FinFET technology,IEEE Circ Devices Mag20(1):20-31.
4.Sachid AB,Chen M, HuC(2017) Bulk FinFET with low-k spacers for continued scaling,IEEE Trans Electron Devices 64(4):1861-1864
5.Bharath Sreenivasulu,Narender Vadthiya Design and deep insights into sub 10nm spacer engineering Junctionless FinFET for Nanoscale applications,ECS journal of solid state science and technology 2021 10 013008.
6.E.Yu,K.Heo ,and S.Cho “Characterization and optimization of inverted-T FinFET under nanoscale dimensions”,IEEE Trans Electron Devices,65,3521(2018).
7.Nelapati RP,Sivasankaran S. Impact of self heating effect on the performance of hybrid FinFET, microelectron J 2018;76:63-8.
8.Moparthi S,Adarsh KP,Tiwari PK,Saramekala GK,Analog and RF performance evaluation of negative capacitance SOI junctionless transistor,AEU- Int J Electron Commun 2020;122:153243.https://doi.org//10.106/j.aeue.2020.153243.
9.Narendar V, etal.Investigation of short channel Effects(SCEs) and Analog/RF Figure of merits(FOMs) of dual Material bottom – Spacer Ground -Plane(DMBSGP].FinFET 2019;12:2283-91.
10.Tamersit k.Sub – 10nm junctionless carbon nanotube field – effect transistors with improved performance.AEU – Int J Electron Commun 2020;124:153354. https://dio.org/10.1016/j.aeue.2020.153354.
11.J.P.Colinge etal.,Junctionless transistors: Physics and properities.Semiconductor-on-Insulator Materials for Nanoelectronics Applications, Engineering Materials, New York,NY,USA :Springer -Verlag,2011,pp.187-200.
12.Colinge J-P,Lee C-W,Afzalian A,Akhavan ND,Yan R,Ferain I,et al .Nanowire Transistors without Junctions.Nat Nanotechnol 2010;5(3):225-9.
13.Vadthiya N,Narware P,Bheemudu V,Sunitha B.A novel bottom-spacer ground – plane(BSGP) FinFET for improved logic and analog/RF performance.AEU – Int J Electro Commun 2020;127:153459.https://doi.org/10.1016/j.aeue.2020.153459.
14.Dhanumjayal,M.Sudha,Dr.M.N.GiriPrasad,Dr.K.Padmaraju “Cell stability analysis of conventional 6T dynamic 8T SRAM cell in 45nm technology”, international journal of VLSI design and communication systems(VLSICs) Vol.3,No.2,April 2012.
15.J.Sallese,N.Chevillon,C.Lallement,B.Iniguez, and F.Pregaldiny,”Charge based modelling of Junctionless double gate Field Effect Trasnsistors”,IEEE Trans Electronic devices,58,2628(2011).
16.A.Carlson,Z.Guo,S.Balasubramanian,R.Zlatanovici,T.K.Liu,B.Nikolic,SRAM Read/Write margin enhancements using FinFETs,IEEE Trans Very Large Scale Integr,Syst.18(6) (June,2010) 887-900.
17.L.Baghriye,S.Toofan,R.Saeidi,F.Moradi,offset-Compensated high Speed Sense Amplifier for STT – MRAMs,IEEE Trans Very Large Scale Integr,June(2018),1051-1058.
18. A.K. Panigrahi, S. Bonam, T. Ghosh, S.G. Singh, and S.R.K. Vanjari, 2016. Ultra-thin Ti passivation mediated breakthrough in high quality Cu-Cu bonding at low temperature and pressure. Materials Letters, 169, pp.269-272.